

FIG. 1





FIG. 2



**ADDRESS SPACE
(Hexadecimal)**

FFFF FFFF	
E7FF FFFF	
E000 0000	
C000 0000	SDRAM
B000 0000	TRANSLATION UNIT 30
A000 0000	PCI CONFIG
9000 0000	SYSTEM
8000 0000	MAC & SRAM CONTROL REGISTERS
4000 0000	PCI UNIT
0000 0000	SRAM

Hexadecimal	Mapped Addresses	XXXX (Binary)
B004 XXXX	FBUS Interface (28) Scratchpad (110)	0100 xxxx xxxx xxxx
B004 XXXX	FBUS Interface (28) Registers (108)	0000 xxxx xxxx xxxx
B000 XXXX	Micro-engine (22a) Registers (78, 80)	0110 1xxx xxxx xxxx
	Micro-engine (22b) Registers (78, 80)	0110 0xxx xxxx xxxx
	Micro-engine (22c) Registers (78, 80)	0001 1xxx xxxx xxxx
	Micro-engine (22d) Registers (78, 70)	0001 0xxx xxxx xxxx
	Micro-engine (22e) Registers (78, 80)	0000 1xxx xxxx xxxx
	Micro-engine (22f) Registers (78, 80)	0000 0xxx xxxx xxxx
B000 XXXX	Micro-engine (22a) Registers (76b)	0010 1xxx xxxx xxxx
	Micro-engine (22b) Registers (76b)	1101 0xxx xxxx xxxx
	Micro-engine (22c) Registers (76b)	0001 1xxx xxxx xxxx
	Micro-engine (22d) Registers (76b)	0001 0xxx xxxx xxxx
	Micro-engine (22e) Registers (76b)	0000 1xxx xxxx xxxx
	Micro-engine (22f) Registers (76b)	0000 0xxx xxxx xxxx

FIG. 4

TEST AVAILABLE COPY




FIG. 5




FIG. 6




FIG. 7




FIG. 8